

# CPE 626 Advanced VLSI Design Lecture 2

Aleksandar Milenkovic

<http://www.ece.uah.edu/~milenka/>  
<http://www.ece.uah.edu/~milenka/cpe626-04F/>

Assistant Professor  
 Electrical and Computer Engineering Dept.  
 University of Alabama in Huntsville

## The Need for IP Cores

- Benefits of HDL-based design
  - Portability
  - Technology independence
  - Design cycle reduction
  - Automatic synthesis and Logic optimization
- ... But, the gap between available chip complexity and design productivity continues to increase

⇒ Use IP cores

© A. Milenkovic 2

## New Generation of Designers ...

- Emphasis on hierarchical IP core design
- Design systems, not components!
- Understand hardware/software co-design
- Understand and explore design tradeoffs between complexity, performance, and power consumption

⇒ Design a soft processor/micro-controller core

© A. Milenkovic 3

## UAH Library of Soft Cores

- Microchip's PIC18 micro-controller
- Microchip's PIC16 micro-controller
- Intel's 8051
- ARM Integer CPU core
- FP10 Floating-point Unit (ARM)
- Advanced Encryption Standard (AES)
- Video Processing System on a Chip

© A. Milenkovic 4

## Design Flow for CPU Cores

```

graph TD
    RM[Reference Manual] --> ISA[Instruction Set Analysis]
    ISA --> DCD[Depth & Cntr Design]
    DCD --> VHDL[VHDL Model]
    VHDL --> Ver[Verification]
    Ver --> SI[Synthesis & Implementation]
    SI --> FPGAI[FPGA Implementation]
    FPGAI --> SV[Simulation & Verification]
    SV --> ME[Measurements Compil. & Power]
    ME --> MI[Modeling]
    MI --> D[Design]
    D --> SP[Specification]
    SP --> DI[Design Improvements]
    DI --> VHDL
    VHDL --> C[C Programs]
    C --> CC[C Compiler]
    CC --> IHEX[IHex2Rom]
    IHEX --> MPLAE[MPLAB IDE]
    MPLAE --> ASMT[ASM Test Programs]
    ASMT --> C
    
```

© A. Milenkovic 5

## Soft IP Engineering Cycle

- Encompasses all relevant steps
- Put together knowledge in digital design, HDLs, computer architecture, programming languages
- State-of-the-art devices
- Work in teams

© A. Milenkovic 6

**PIC18 Greetings**

<http://www.ece.uah.edu/~milenka/pic18/pic.html>

© A. Milenkovic 7

**Designing a simple CPU in 60 minutes**

- LaCASA step-by-step tutorial
  - ↳ <http://www.ece.uah.edu/~lacasa/tutorials/mu0/mu0tutorial.html>
- Design, verify, implement, and prototype a rudimentary processor MU0
- Modeling using VHDL
- Simulation using ModelSim
- Implement using Xilinx ISE and a SpartanII device

© A. Milenkovic 8

**MU0 – A Simple Processor**

- Instruction format
 

4 bits	12 bits
opcode	S
- Instruction set
 

Instruction	Opcode	Effect
LDA S	0000	ACC := mem <sub>16</sub> [S]
STO S	0001	mem <sub>16</sub> [S] := ACC
ADD S	0010	ACC := ACC + mem <sub>16</sub> [S]
SUB S	0011	ACC := ACC - mem <sub>16</sub> [S]
JMP S	0100	PC := S
JGE S	0101	if ACC >= 0 PC := S
JNE S	0110	if ACC != 0 PC := S
STP	0111	stop

© A. Milenkovic 9

**MU0 Datapath Example**

- Program Counter – PC
- Accumulator - ACC
- Instruction Register – IR
- Instruction Decode and Control Logic
- Arithmetic-Logic Unit – ALU

Follow the principle that the memory will be limiting factor in design: each instruction takes exactly the number of clock cycles defined by the number of memory accesses it must take.

© A. Milenkovic 10

**MU0 Datapath Design**

- Assume that each instruction starts when it has arrived in the IR
- Step 1: EX (execute)
  - ↳ LDA S: ACC <- Mem[S]
  - ↳ STO S: Mem[S] <- ACC
  - ↳ ADD S: ACC <- ACC + Mem[S]
  - ↳ SUB S: ACC <- ACC - Mem[S]
  - ↳ JMP S: PC <- S
  - ↳ JGE S: if (ACC >= 0) PC <- S
  - ↳ JNE S: if (ACC != 0) PC <- S
- Step 2: IF (fetch the next instruction)
  - ↳ Either PC or the address in the IR is issued to fetch the next instruction
  - ↳ address is incremented in the ALU and value saved into the PC
- Initialization
  - ↳ Reset input to start executing instructions from a known address; here it is 000hex
    - provide zero at the ALU output and then load it into the PC register

© A. Milenkovic 11

**MU0 RTL Organization**

- Control Logic
  - ↳ Asel
  - ↳ Bsel
  - ↳ ACCce (ACC change enable)
  - ↳ PCce (PC change enable)
  - ↳ IRce (IR change enable)
  - ↳ ACCoe (ACC output enable)
  - ↳ ALUfs (ALU function select)
  - ↳ MEMrq (memory request)
  - ↳ RnW (read/write)
  - ↳ Ex/ft (execute/fetch)

© A. Milenkovic 12

**MU0 control logic**

Inputs

Opcode

Res et

ACC15

ACCz

Outputs

Bsel

PCce

IRce

ALUfs

MEMrq

Ex/ft

RnW


Instruction	Asel	ACCce	IRce	ACCoe	MEMrq	Ex/ft	RnW		
Reset	xxxx	1	x	x	x	=0	1	1	0
LDA S	0000	0	0	x	x	1	1	0	0
	0000	0	1	x	x	0	0	1	1
STOS	0001	0	0	x	x	1	x	0	1
	0001	0	1	x	x	0	0	1	0
ADD S	0010	0	0	x	x	1	1	1	0
	0010	0	1	x	x	1	0	1	0
SUB S	0011	0	0	x	x	1	1	1	0
	0011	0	1	x	x	0	0	1	1
JMP S	0100	0	x	x	x	1	0	0	1
JGES	0101	0	x	x	0	1	0	0	1
	0101	0	x	x	1	0	0	1	0
JNES	0110	0	x	0	x	1	0	0	1
	0110	0	x	1	x	0	0	1	0
STOP	0111	0	x	x	x	1	x	0	0

© A. Milenkovic

13


**LDA S (0000)**

Ex/ft = 1




© A. Milenkovic

14

**STO S (0001)**


© A. Milenkovic

15




© A. Milenkovic

16

**SUB S (0011)**

© A. Milenkovic

17



© A. Milenkovic

18

